通信人家园

 找回密码
 注册

只需一步,快速开始

短信验证,便捷登录

搜索
查看: 2680|回复: 1
打印

[技术讨论] Xlinx RRH [复制链接]

军衔等级:

  少将

注册:2014-10-151486
跳转到指定楼层
1#
发表于 2020-9-23 20:16:49 |只看该作者 |倒序浏览
2 Antenna 2x20MHz (40MHz) LTE Radio Solution



Related Solutions







Employing the dual ARM® Cortex™-A9 MPCore processors in Zynq®-7000 devices and the highly scalable radio SmartCORE™s and Connectivity IP enables extremely low power, low cost and small footprint solutions ideal for radio applications. Whether it be a narrow band single antenna small cell, or wide band multi-antenna macrocell, the Zynq SoC family of devices provides the most flexible, most integrated and programmable solution available today, providing risk mitigation with late feature changes, and even supporting feature enhancements post deployment.







Solution Summary and Benefits



  • 3 chips into 1: Combining radio control processing (O&M), signal processing for DUC/DDC, CFR and DPD, with connectivity IP for JESD204B and CPRI
  • Scalable to support multiple antennas and carrier configurations
  • ARM Cortex A9 + NEON for high speed digital signal processing in software
  • CPRI support for up to 9.8Gbps line rates with auto-negotiation
  • Optional digital VCXO and jitter cleanup PLL implementation
  • Lowest overall power and cost, with maximum integration and solution flexibility












SmartCORE IP Solutions



  • DUC/DDC Compiler
  • PC-CFR
  • DPD










LogiCORE IP Solutions



  • FIR Compiler
  • DDS Compiler
  • JESD204B
  • CPRI
  • OBSAI
  • Ethernet

Reference Designs

  • WCDMA/CDMA2000 DUC/DDC Reference Design
  • WiMAX DUC/DDC Reference Design
  • CPRI Multi-hop Reference Design










Hardware Platforms



Boards and Kits

  • Tektelic High Performance Radio Card
  • Avnet DSP Kit












Programmable Logic Functions



  • 491MHz capable logic fabric (Kintex®-7/Virtex®-7) for efficient low power implementation of filter structures found in DUC/DDC, CFR and DPD processing
  • CPRI/ OBSAI framer/de-framer and application layer with high-speed SerDes
  • JESD204B framer/de-framer and application layer with high-speed SerDes
  • High-speed LVDS interfacing for legacy DAC/ADC technology











Processor Sub-System Functions



  • Radio control, calibration, alarms and message termination
  • Digital pre-distortion correction algorithms leveraging ARM + NEON and optional fabric-based hardware accelerators











8x8 100 MHz TD-LTE Remote Radio Unit




Related Solutions







Key UltraScale+™ Portfolio Benefits



  • Quad-core ARM® Cortex™-A53 for implementation O&M processing and DPD
  • Dual-core ARM Cortex-R5 real-time coprocessor for wireless protocol software
  • 491 MHz pushbutton timing closure in low-power speed grade and up to 825 MHz in normal speed grade
  • Support for 12.5G transceivers in low-power speed grade (CPRI, JESD204B)
  • Up to 128 power-optimized transceivers at 33 Gb/s (25G Ethernet, 16/25G CPRI, 25G JESD204B/C, 28G backplane)
  • W-Mux DSP48 for efficient complex filter implementation
  • UltraRAM for fiber length delay compensation
  • Power management unit (PMU) to dynamically optimize power
  • UltraScale® architecture, 16FinFET+, and PMU combine to deliver performance, and low-power speed grades to reduce thermal challenges
  • Dedicated configuration security unit (CSU) for IP, waveform, and tamper protection






举报本楼

本帖有 1 个回帖,您需要登录后才能浏览 登录 | 注册
您需要登录后才可以回帖 登录 | 注册 |

手机版|C114 ( 沪ICP备12002291号-1 )|联系我们 |网站地图  

GMT+8, 2024-11-15 01:55 , Processed in 0.253182 second(s), 15 queries , Gzip On.

Copyright © 1999-2023 C114 All Rights Reserved

Discuz Licensed

回顶部